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1Mitigation of Harmonics in Grid-Connected and
Islanded Microgrids via Virtual Admittances and
Impedances
Alexander Micallef, Graduate Student Member, IEEE, Maurice Apap, Member, IEEE, Cyril Spiteri-Staines,
Member, IEEE and Josep M. Guerrero, Fellow, IEEE
Abstract—Optimization of the islanded and grid-connected
operation of microgrids is important to achieve a high degree
of reliability. In this paper, the authors consider the effect
of current harmonics in single phase microgrids during both
modes of operation. A detailed analysis of the effect of the
output impedance of the considered primary control loops on the
harmonic output of the considered voltage source inverters (VSIs)
is initially carried out. A virtual admittance loop is proposed
to attenuate the current harmonic output in grid-connected
operation that is generated due to the grid voltage distortion
present at the point of common coupling (PCC) and due to
local non-linear loads. The paper also considers the harmonic
current sharing and resulting voltage harmonics at the PCC
during islanded operation of the microgrid. A capacitive virtual
impedance loop was implemented to improve the harmonic
current sharing and attenuate the voltage harmonics at the PCC.
Experimental results are given to validate the operation of the
proposed algorithms.
Index Terms—Microgrids, Current Harmonics, Harmonic
Compensation, Droop Control, Virtual Impedance, Virtual Ad-
mittance.
NOMENCLATURE
PCC Point of common coupling.
VSIs Voltage source inverters.
THD Total harmonic distortion.
PR Proportional-resonant.
VC-VSIs Voltage controlled-voltage source inverters.
T1,T2 Isolation transformers.
S1, S3 Output contactors.
Sg Static switch.
Gp(s),Gq(s) P - θ and Q - E droop controllers respec-
tively.
m,ni Integral gains of the P - θ and Q - E droops
respectively.
md,n Proportional gains of the P - ω and Q - E
droops respectively.
nd Derivative gain of the Q - E droop.
P∗ Active power reference (grid-connected op-
eration).
Q∗ Reactive power reference (grid-connected
operation).
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VC(s) Voltage across the capacitor of the LC fil-
ters.
io1(s), io2(s) Current injected by the respective inverter
into the PCC.
R1 Inverter side choke resistance.
L1 Inverter side choke inductance.
R Damping resistance of the output filter.
GV(s),GI(s) Voltage and current controllers respectively.
CLTF Closed loop transfer function.
Rv Virtual output resistance.
Zd(s) Capacitive virtual impedance transfer func-
tion.
kph Proportional gains of Zd(s) at each consid-
ered harmonic.
kih Integral gains of Zd(s) at each considered
harmonic.
ZL(s) Impedance of the inverter side inductor L1.
VTHD Voltage THD.
TDD Total demand distortion.
I. INTRODUCTION
INVERTERS connected to a microgrid must support bothgrid-connected and islanded operation through their pri-
mary control loops. The droop control algorithm enables
operation in both modes but has some well known power
quality performance limitations due to any harmonic current
flows. The presence of the grid greatly affects the harmonic
current flows in the microgrid network, since the character-
istics of stiff grids (e.g.: voltage, frequency) are not affected
by power quality disturbances such as harmonics. There is a
harmonic current sharing problem during islanded operation,
due to the harmonic demand from local non-linear loads. In
addition, these harmonic currents also induce voltage harmonic
distortion at the point of common coupling (PCC). During
grid-connected operation, the voltage source inverters (VSIs)
are required to output sinusoidal voltage and current into
the grid. However, the VSIs can inject additional harmonic
currents into the grid either due to the presence of voltage
harmonics at the PCC and local non-linear loads. The injected
harmonic currents increase the power losses and may cause
stability problems in the local network.
Harmonic current sharing and voltage harmonic distortion
are the main power quality concerns during islanded operation
of the microgrid. Due to the droop control loops, the harmonic
2current sharing depends on the output impedance of the
inverters and the line impedances. The harmonic currents also
induce voltage harmonic distortion at the PCC due to current
requirements from local non-linear loads [1]. These voltage
harmonics may cause stability issues due to resonances present
on the microgrid [2] and thus harmonic damping techniques
must be considered. The harmonic currents increase due to
improper harmonic current sharing, which results in higher
voltage distortion at the PCC.
Harmonic current injection into the grid is one of the main
concerns during grid-connected inverters, since these harmonic
currents increase the power losses and may cause stability
problems in the local network. The grid interconnection stan-
dards [3], [4] address the harmonic current injection problem
and specify individual harmonic limits. In addition, these
standards also specify that the total harmonic current distortion
(THD) of the current injected into the grid should be less than
5% with the inverter at the rated output power and at ideal grid
conditions. It is well known that grid voltage distortion present
at the PCC of the inverters increases their current harmonic
output.
Traditional techniques for harmonic mitigation involve in-
stalling series passive or active filters which can however
compromise the stability of the microgrid during islanded
operation. Additional shunt passive or active filters can be
introduced into the microgrid and were considered by several
authors [5]–[7]. However these result in an expensive solution
since these do not give any additional contribution to the
operation of the microgrid. Selective harmonic compensation
techniques can also be applied to improve the harmonic current
sharing and mitigate the voltage distortion due to harmonic
currents in islanded microgrids. A harmonic conductance-
harmonic VAr droop was proposed in [2], [8] while a capaci-
tive virtual impedance loop was proposed by the authors in [1],
[9] to achieve these aims. Savaghebi et al. in [10] add a sec-
ondary control loop in addition to inner proportional-resonant
(PR) controllers with the aim to provide additional selective
harmonic compensation. However, the communications have
severe limitations when determining the correct phase angle
for the injected harmonic current and when synchronizing the
harmonic output current.
Selective harmonic compensation algorithms implemented
in the microgrid inverters can also be applied to grid-connected
microgrids. Algorithms available in literature can be grouped
in two major categories; repetitive harmonic controllers [11]–
[13] and linear harmonic compensators [5], [14], [15]. Repet-
itive harmonic controllers improve the THD of the output
current at the cost of complex design and implementation of
the controllers. On the other hand, linear harmonic compen-
sators can be simply implemented in the form of second order
generalized integrators (SOGIs) [5], [14]. The linear harmonic
compensators are then tuned such that their center frequency
is at odd multiples of the fundamental which reduces the
closed loop impedance of the inverters at these harmonic
frequencies. This reduction in the output impedance reduces
the voltage harmonics present at the PCC of the inverters. This
minimizes the injected harmonic current since the inverters
supply only the harmonic current required by the loads. Grid
voltage harmonic compensation can be also achieved through
feed-forward compensation [16]–[18]. Abeyasekera et al. in
[16] consider using an optimized feed-forward disturbance
rejection while Wang et al. in [17] consider using a PD
feedforward scheme. In [18], Li et al. use a full feed forward
scheme to reduce the injected harmonic current in real grid
scenarios. However, although the performance of feed-forward
techniques achieves a good level of performance, the main
drawback is that for complex controllers, such as the cascaded
PR controllers with harmonic compensation, the resulting
feed-forward transfer function becomes impractical due to its
high order and complexity.
In this paper, two distinct control loops are being proposed
to target the effect of current harmonics in grid-connected and
islanded operation. A generalized capacitive virtual impedance
loop was implemented to improve the harmonic current
sharing between the inverters in the microgrid while at the
same time selectively dampening the voltage harmonics at the
PCC in islanded operation. The capacitive virtual impedance
achieves its aims by monitoring the output current of the
inverter and generates a voltage vector which is then applied
to the input of the voltage control loop. Virtual impedances
have been used in literature to improve the power sharing
between inverters [19]–[23] and for selective voltage harmonic
compensation of voltage controlled-VSIs (VC-VSIs) [1], [9]
during islanded operation. In addition, a virtual admittance
loop is being proposed which provides selective attenuation
of the output current harmonics of the single phase VC-
VSIs during grid-connected operation. The virtual admittance
achieves its aims by monitoring the output voltage of the
inverter and generates a current vector which is then applied to
the input of the current control loop. Virtual impedances for
selective current harmonic compensation have been applied
for grid-connected current source rectifiers [24] but to the
authors’ knowledge, such compensation techniques are not yet
documented for grid-connected VC-VSIs in a microgrid.
The rest of the paper is organized as follows. In Section
II, a description of the microgrid experimental setup for
operation into grid-connected and islanded mode is given,
including the inner and outer control loops of the VC-VSIs.
Section III contains a detailed analysis of the output impedance
of the microgrid VC-VSIs. A description of the capacitive
virtual impedance loop which provides additional insight to the
harmonic current sharing achieved when using such a primary
control loop is given in section IV. The proposed virtual
admittance loop for grid-connected harmonic compensation is
described in section V. A summary of the obtained experimen-
tal results is given in Section VI that show the suitability of
the proposed algorithms in achieving their respective aims.
II. SINGLE-PHASE MICROGRID SETUP FOR ISLANDED
AND GRID-CONNECTED OPERATION
The single phase microgrid proposed in this paper considers
the case where a group of neighboring households in a resi-
dential area, are connected together to form a microgrid. Each
household has local energy generation and any energy source
can be used with the microgrid inverters. The energy sources
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Fig. 1. Block diagram of the single phase microgrid setup for islanded and grid-connected operation.
are replaced by a DC power supply since the interactions
due to the intermittency of the renewable energy sources are
not relevant to the algorithms proposed in this paper. The
block diagram of the considered experimental setup is shown
in Fig. 1. A VC-VSI topology was considered for the two
microgrid inverters, which only use local voltage and current
measurements. The inverters are interfaced to the PCC via LC
filters with additional 1:1 isolation transformers T1 and T2. A
local non-linear load is connected to the PCC, consisting of a
single phase rectifier with smoothing capacitor. Switches S1
and S3 allow the VC-VSIs to synchronize to the PCC voltage
prior to their connection while switch Sg acts as a static switch.
A. Outer Droop Control Loop
The microgrid VC-VSIs employ droop control to regulate
the active and reactive power outputs in both modes of
operation. The active power output is controlled by using a
(P - ω) droop while the reactive power output is controlled
by using a (Q - E) droop. The inputs to the droop controller
are the active and reactive power measurements determined
from the capacitor voltage VC(s) and the current output by
the respective inverter iox(s) as shown in Fig. 1. The droop
control algorithm can be mathematically expressed by:
θ = θ∗ −Gp(s)(P − P ∗)
= θ∗ − (md + m
s
)(P − P ∗) (1)
E = E∗ −Gq(s)(Q−Q∗)
= E∗ − (snd + n+ ni
s
)(Q−Q∗) (2)
where θ∗ = ω∗/s is the reference phase angle; Gp(s) and
Gq(s) are the droop controllers of the active and reactive
power respectively; and P∗ and Q∗ are the active and reactive
powers references respectively. The design procedure for the
droop controller implemented in this paper was already de-
scribed in detail in [1], [9]. The droop gains that were used
for the results given in this paper are: m = 0.03rad/W.s
, md = 0.002rad/W.s2, n = 0.06V/VAr, ni = 0.12V.s/VAr
and nd = 0.005V/VAr.s.
B. Inner Control Loops
The inner control loops consist of a voltage loop and an
inner current loop which are both regulated by Proportional-
Resonant (PR) controllers with selective harmonic control as
shown in the block diagram in Fig. 2. The voltage loop
regulates the voltage VC(s) across the capacitor of the output
LC filter while the inner current loop regulates the current
iLx(s) through the respective inverter side inductor L1. The
transfer functions of the voltage and current controllers are
[1], [9]:
GV(s) = KpV +
∑
h=1,3,5,7
kiVhs
s2 + ωcVhs + ω2h
(3)
Vin Vc
GI(s)
Iref
GV(s)
Vref
iL
ic (sCR+1)
sC
io
1
(sL1+R1)
ω
Rv
Fig. 2. Block diagram of the inner control loops of both inverters. L1 is
the inverter side inductance, C is the filter capacitance, R1 is the inverter
side choke resistance and R is the damping resistance, Vref is the voltage
reference obtained from the droop control loop, iL is the current through L1,
iox is the current output by the respective inverter x and Rv is the virtual
resistance.
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ignoring the effect of
the virtual output resistance Rv for the following output filter parameters:
L1 = 1mH, R1 = 0.065Ω,R = 1Ω and C = 25µF.
GI(s) = KpI +
∑
h=1,3,5,7
kiIhs
s2 + ωcIhs + ω2h
(4)
where KpV and KpI are the proportional gains, kiVh and kiIh
are the resonant gains at the harmonic frequency, ωcVh and
ωcIh determine the bandwidth at each harmonic frequency
and ωh is the resonant frequency where ωh = hω. The PR
controllers adapt to the varying droop frequency since the
frequency of the microgrid voltage varies due to the droop
control. The closed loop transfer function (CLTF) of the inner
loops can be obtained by applying the block diagram reduction
technique on the block diagram of Fig. 2. At this stage,
consider that the virtual output resistance Rv = 0Ω, therefore
the CLTF can be expressed by:
VC(s) =
GI(s)GV(s)ZC(s)
ZC(s) + ZL(s) + GI(s) + GI(s)GV(s)ZC(s)
Vref(s)
− ZC(s)(ZL(s) + GI(s))
ZC(s) + ZL(s) + GI(s) + GI(s)GV(s)ZC(s)
io(s) (5)
where ZL(s) = sL1 + R1 and ZC(s) = (sCR + 1)/sC. The
bode plot of the voltage CLTF
VC(s)
Vref(s)
for the inner loops
is shown in Fig. 3. Fig. 3 shows the magnitude and phase
response of the cascaded inner loops. The cascaded inner loops
exhibit a bandwidth of 40Hz at the fundamental frequency for
a switching frequency of 8kHz, while the selective harmonic
control terms introduce bandpass characteristics at 150Hz,
250Hz and 350Hz in addition to the fundamental frequency as
G(s)Vref(s) Vc(s)
Io
Zo(s) Zg(s) + ZL2(s)
Vg(s)
Fig. 4. Equivalent Thevenin circuit for a grid-connected VC-VSI where
Zo(s) is the output impedance of the inverter, ZL2(s) is the impedance of
the transformer at the output of the respective inverter and Zg(s) is the grid
impedance at the PCC.
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Fig. 5. Bode plot of the inverter output impedance Zo(s) with and without
the virtual resistance Rv = 3Ω.
shown in Fig. 3. The designed PR controller gains are: KpV
= 0.1, KpI = 2, kiV = 0.4ωh, kiI = 0.4ωh, ωcVh = 0.002ωh
and ωcIh = 0.002ωh.
III. ANALYSIS OF THE OUTPUT IMPEDANCE OF THE
MICROGRID INVERTERS
The CLTF can be represented by a two-terminal Thevenin
equivalent circuit as:
VC(s) = G(s)Vref(s)− Zo(s)io(s) (6)
where G(s) =
VC(s)
Vref(s)
is the voltage gain transfer function
and Zo(s) represents the output impedance transfer function
of the VC-VSI. Hence from (6), the output impedance Zo(s)
of the inverter is seen to depend on the voltage and current
controllers in addition to the impedance of the output filter.
The Thevenin’s equivalent circuit of the inverter in grid-
connected operation is shown in Fig. 4. The bode plot of the
output impedance Zo(s) given in Fig. 5 shows that the output
impedance of the inverter is very low at the 50Hz, 150Hz,
250Hz and 350Hz due to the PR controllers which explains
why PR controllers are capable of minimizing the harmonic
output from the inverters.
The virtual output resistance Rv was included in the inner
control loops with the aim of improving the stability of the
inverter as shown in Fig. 2. The CLTF of the inner loops
including the effect of Rv, can now be expressed as:
VC(s) =
GI(s)GV(s)ZC(s)
ZC(s) + ZL(s) + GI(s) + GI(s)GV(s)ZC(s)
Vref(s)
−GI(s)GV(s)ZC(s)Rv + ZC(s)(ZL(s) + GI(s))
ZC(s) + ZL(s) + GI(s) + GI(s)GV(s)ZC(s)
io(s) (7)
Rv also appears in the output impedance transfer function
Zo(s) of the new two-terminal Thevenin equivalent circuit
derived from (7). The bode plot of the output impedance
including the effect of Rv is also given in Fig. 5. The
output impedance of the inverter is now finite over the whole
frequency range and the compensation provided by the PR
controllers becomes insufficient to attenuate the output har-
monics. Therefore, voltage and current harmonics are injected
in the grid at all frequencies if the grid has non-zero voltage
harmonics during grid-connected mode. In addition local non-
linear loads will increase the harmonic current output by the
inverters. The finite impedance causes voltage harmonics at
5the PCC during islanded operation due to harmonic currents
drawn by the local non-linear loads.
IV. HARMONIC CURRENT SHARING AND VOLTAGE
HARMONIC COMPENSATION DURING ISLANDED
OPERATION
Instead of introducing additional passive/active filters into
the microgrid network, the capacitive virtual impedance loop
can be implemented in the control loops of the inverters to
improve the voltage harmonic distortion at the PCC. Harmonic
voltage distortion is introduced in Vc(s) so as to compensate
for the harmonic inductive voltage drop across the output
transformer/inductance. This reduces the VTHD of the voltage
Vo(s) after the output transformer/inductance. The authors
have shown in [1], [9] that a capacitive virtual impedance
loop can be used to selectively attenuate the voltage harmonics
distortion at the PCC. The capacitive virtual impedance loop
emulates the behavior of a virtual capacitive bank connected in
series with the output of the inverter as shown in Fig. 6. Each
capacitor in this concept diagram represents a bandpass filter
and a capacitive impedance tuned at the respective harmonic
frequency.
The generalized capacitive virtual impedance which was
modeled in [9] gives better control over the magnitude and
phase at the nth harmonic frequency can be achieved. The
block diagram of Fig. 7 shows how the virtual impedance
loop interacts with the inner control loops of the inverter.
The generalized virtual impedance transfer function Zd(s)
consists of a series of band-pass filters, tuned at each harmonic
frequency that is required to be dampened (3rd, 5th and 7th),
cascaded with a capacitive impedance block. Therefore, the
generalized virtual impedance transfer function can be defined
as:
Zd(s) = RV −
∑
h=3,5,7
(
ωchs
s2 + ωchs+ ω2h
)(
kphs+ kih
s
)
= RV −
∑
h=3,5,7
ωch(kphs+ kih)
s2 + ωchs+ ω2h
(8)
where kph are the proportional gains and kih are the integral
gains. The bandwidth ωch at the nth harmonic frequency
is determined such that the interaction with the adjacent
VC-VSI
VoC
L1
Vc
Io
7
th
 Harmonic
5
th
 Harmonic
3
rd
 Harmonic
Load
Fig. 6. Concept diagram for the proposed capacitive virtual impedance Zd(s)
which was designed to attenuate the voltage harmonics in islanded operation.
Each capacitor in this concept diagram represents a bandpass filter and a
capacitive impedance tuned at the respective harmonic frequency.
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Fig. 7. Block diagram of the inner loops with the additional virtual impedance
transfer function Zd(s).
harmonics is negligible. Hence, the magnitude and phase of
Zd(s) at each of the harmonic frequencies can be designed
by considering the effect of each harmonic separately to
determine the controller gains.
The gains kph and kih can be determined from the
|Zd(ω)|ω=ωh and 6 Zd(ω)ω=ωh of (8) at ω = ωh given by:
|Zd(ω)|ω=ωh =
√
(ωhRV − ωhkph)2 + k2ih
ωh
(9)
6 Zd(ω)ω=ωh = tan
−1
(−ωh(RV − kph)
kih
)
− 90o (10)
Hence from (10), to obtain the required phase of 90o at the nth
harmonic, the proportional gain kph = RV . To match |Zd(ω)|
with the required inductive impedance magnitude |ZL(ω)| at
ω = ωh then from (9), kih = |ZL(ω)|ωh.
The magnitude and phase response of Zd(s) is shown in Fig.
8. The magnitude of Zd(s) matches that of the transformer
leakage inductance ZL(s) at the desired frequencies. The
phase of Zd(s) also matches that of ZL(s) and thereby the
compensation voltage output from the virtual impedance loop
acts to reduce the inductive voltage drop across the grid side
inductor.
The effect of the capacitive virtual impedance loop on
the stability of the cascaded voltage and current loops can
be determined as follows. The CLTF of the inner control
loops with Zd(s) can be determined from analyzing the block
diagram shown in Fig. 8 and can be expressed by:
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VC(s) =
GI(s)GV(s)ZC(s)
ZC(s) + ZL(s) + GI(s) + GI(s)GV(s)ZC(s)
Vref(s)
−GI(s)GV(s)ZC(s)Zd(s) + ZC(s)(ZL(s) + GI(s))
ZC(s) + ZL(s) + GI(s) + GI(s)GV(s)ZC(s)
io(s) (11)
Hence, the frequency response shown in Fig. 3 which was ob-
tained for the cascaded voltage transfer function Vc(s)/Vref(s)
still applies in this case. This is expected since the capacitive
virtual impedance transfer function Zd(s) only depends on the
output current io(s). The output impedance of the inverters
with the virtual resistance Rv of 3Ω is compared with the
new output impedance with the additional virtual capacitive
impedance in Fig. 9. The capacitive virtual impedance only
affects the output impedance of the inverters at the 3rd, 5th
and 7th harmonics, while the characteristics at all the other
frequencies are not affected. Hence the stability of the inner
loops is not compromised with the additional optimization
loop.
V. VIRTUAL ADMITTANCE-BASED CURRENT HARMONIC
COMPENSATION IN GRID-CONNECTED OPERATION
The proposed virtual admittance loop improves the output
current THD of the VC-VSIs due to grid voltage harmonics.
This admittance emulates the behavior of passive tuned filter
bank at the output of the VC-VSI as shown in Fig. 10. Each
filter is tuned at a specific harmonic frequency and the low
frequency harmonics up to the 13th harmonic were considered.
The virtual admittance transfer function Yd(s) can then be
obtained by deriving the transfer function for this virtual bank
of passive filters as shown in this section.
The block diagram of the proposed virtual admittance Yd(s)
is shown in Fig. 11 and is made from two parts: harmonic
voltage extraction and harmonic compensation. The first step
is the extraction of the voltage harmonics present in the grid
voltage via a series of bandpass filters tuned at the required
frequencies. Hence:
Vh(s) =
ωns
s2 + ωns + ω2h
Vo(s) (12)
where Vh is the harmonic voltage component, ωn determines
the bandwidth of the bandpass filter, ωh is the nth harmonic
frequency and Vo is the PCC voltage measured at the output of
the VC-VSI. The voltage at each harmonic is then multiplied
by the admittance of the corresponding tuned filter so as to
VC-VSI
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Fig. 10. Concept diagram for the proposed virtual admittance Yd(s) which
was designed to emulate the behavior of a passive tuned filter bank.
obtain the harmonic current compensation for the inner control
loops. The admittance Yh(s) for each of the considered virtual
shunt passive filters is given by:
Yh(s) = Ch
ωns
2 + ω2hs
s2 + ωns + ω2h
(13)
where ωn determines the bandwidth at each harmonic and ωh
is the nth harmonic frequency. The virtual admittance transfer
function Yd(s) can then be obtained by combining Yh(s) for
all the considered harmonics. Hence:
ih(s) =
13∑
h=3
Vh(s)Yh(s) (14)
= Ch
ωns
s2 + ωns+ ω2h
ωns
2 + ω2hs
s2 + ωns+ ω2h
Vo(s) (15)
Yd(s) =
13∑
h=3
Ch
ωns(ωns
2 + ω2hs)
(s2 + ωns+ ω2h)
2
(16)
where ih(s) = Yd(s)Vo(s) is the harmonic current applied
to the input of the current loop. The unknown gain for
each harmonic frequency Ch, can be determined from the
magnitude of (16) at ω = ωh, by defining the attenuation
provided by Yh(s) at ω = ωh. The resulting bode plot for the
designed virtual admittance transfer function Yd(s) is shown
in Fig. 12.
VI. EXPERIMENTAL RESULTS
The experimental setup shown in Fig. 13 consists of two
2kVA Semikron single phase full bridge inverters with LC
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Fig. 11. Block diagram of the inner control loops showing the proposed
virtual admittance loop where ih(s) = Yd(s)Vo(s) and ih(s) is the harmonic
current compensation applied to the inverter current loop and Vo is the locally
measured PCC voltage.
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Fig. 12. Magnitude vs. frequency response of the virtual admittance transfer
function Yd(s).
output filters and a local non-linear load. The inductance
and resistance referred to the primary of transformer T1 are
L2 = 4.2mH and R2 = 0.958Ω respectively with a magnetiz-
ing inductance of LM = 2.75H. The inductance and resistance
of the transformer T2 referred to the primary are L2 = 2.5mH
and R2 = 0.465Ω respectively with a magnetizing inductance
of LM = 0.63H. A dSPACE DS1103 PPC controller was used
to implement the control algorithms of the VC-VSI microgrid
inverters. The sampling frequency of the voltage and current
measurements and the frequency of the unipolar pulse width
modulation signals for the IGBTs is 8kHz. The reference
voltage and frequency of the microgrid VC-VSIs are 220V
RMS and 50Hz respectively.
A. Islanded Voltage Harmonic Compensation
Initially the microgrid was in islanded mode and the two
VC-VSIs were connected in parallel to supply the local non-
linear load. The improvements in harmonic current sharing
and in the voltage harmonic distortion at the PCC were then
verified experimentally by comparing the performance of the
islanded microgrid with and without the capacitive virtual
impedance loop.
The magnitude of the voltage harmonics that were mea-
sured at the PCC with and without the capacitive virtual
impedance are given in Fig. 14. The VTHD measured without
compensation was of 2.414% while with compensation the
VTHD was reduced to 1.826%. This implies a reduction of
24.3% in the VTHD thereby showing the effectiveness of the
algorithm in attenuating the voltage harmonics at the PCC. The
current harmonics with and without compensation are shown
in Fig. 15. Therefore one can observe that the introduction of
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Fig. 13. Laboratory experimental setup for the single phase microgrid.
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Fig. 14. Voltage harmonics at the PCC obtained by the experimental
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Fig. 15. Current Sharing at the PCC obtained by the experimental setup
during islanded operation.
the capacitive impedance loop also improves significantly the
harmonic current sharing.
Additional tests were performed to verify the operation of
the proposed capacitive virtual impedance for the case of
active and reactive power mismatches between the inverters.
Mismatch in the power shared between the two inverters
was achieved by modifying the droop gains of Inverter
1 to m = 0.015rad/W.s and n = 0.03V/VAr. The P - ω
droop gains of the inverters are therefore sized according to
2m1 = m2 = 0.03rad/W.s while the Q - E droop gains of the
inverters are 2n1 = n2 = 0.06V/VAr. This implies that for
the same voltage and frequency deviations, Inverter 1 should
output twice the active and reactive power output of Inverter 2.
No additional changes were performed in both the simulation
model and experimental setup. The improvements in harmonic
current sharing and in the voltage harmonic distortion at the
PCC were then verified experimentally by comparing the
performance of the islanded microgrid with and without the
capacitive virtual impedance loop.
The harmonic current output by the inverters should be
divided according to the ratio of their droop gains. However,
without the additional virtual impedance loop, the harmonic
current sharing between the inverters is determined by the
ratio of the output impedances of the inverters as discussed
in Section III. This results in harmonic voltage distortion
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Fig. 16. Voltage harmonics at the PCC obtained by the experimental setup
during islanded operation for power mismatches between the two inverters
expressed as a percentage of the fundamental voltage component.
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Fig. 17. Current Sharing at the PCC obtained by the experimental setup
during islanded operation for power mismatches between the two inverters.
levels which were measured at 3.04% without compensation as
shown in Fig. 16. The harmonic current output by the inverters
is shown in Fig. 17 and it is quite evident that the harmonic
current sharing does not occur according to the inverter droop
gains.
When the capacitive virtual impedance is introduced the
VTHD was reduced to 2.36% as shown in Fig. 16. This implies
a reduction of 22.7% in the VTHD thereby showing the effec-
tiveness of the algorithm in attenuating the voltage harmonics
at the PCC. The current harmonics with the capacitive virtual
impedance are also shown in Fig. 17. One can observe that,
the capacitive impedance loop reduces the harmonic current
supplied by inverter 2 when compared to the uncompensated
case. This implies an improvement in the harmonic current
sharing which now occurs nearly according to the inverter
droop gains.
B. Grid-Connected Operation Including the Local Non-Linear
Load
The microgrid was then synchronized and connected to the
grid with the VSIs in grid-connected mode. The active and
reactive power demand of the VSIs were fixed at 1600W
and 0VAr respectively. Although in grid-connected operation
the main supply of current harmonics to the local loads is
obtained from the utility grid, the low output impedance of the
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Fig. 18. Current harmonics output by inverter 1 at the nominal power output
of 1600W with the grid voltage THD at 1%.
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Fig. 19. Current harmonics output by the inverter 2 at the nominal power
output of 1600W. The grid voltage THD is at 1% with additional current
harmonics drawn by the non-linear load.
VSIs causes the VSIs to share some of the harmonic demand
from the local loads. The additional harmonic current injection
reduces the maximum output power that can be exported into
the grid by the VSIs. In addition there is also grid voltage
distortion of the local utility grid which was measured at
1%. The output current harmonics for the VC-VSIs without
compensation at the nominal power of 1600W are given in
Fig. 18 and Fig. 19.
Characterizing the harmonic distortion at the output of the
inverter using the THD is misleading when the output current
of the inverter is less than the nominal power rating [25]. A
meaningful way to describe the harmonic content is through
the total demand distortion (TDD) which defines the total
demand as a percentage of the selected load current such as the
peak demand [25]. The resulting current TDD for inverter 1 is
6.46% while that for inverter 2 is 9.04%. The power factor
including both displacement and distortion factors of both
inverters is 0.96. The difference in output current THD of the
inverters is due to the different output transformer impedances.
T1 causes the resonant frequency of the output filter to be close
to the 5th harmonic thereby causing a larger 5th harmonic
current to flow. T2 causes the resonant frequency of the output
filter to be close to the 9th harmonic thereby causing a larger
9th harmonic current to flow.
The output current harmonics of the inverters are attenuated
when the virtual admittance loop is enabled as shown in Fig.
18 and Fig. 19. The inverter output power was kept constant at
0VAr and 1600W and the power factor remained unchanged at
0.96. The resulting current TDD dropped to 3.96% for inverter
1 and to 5.22% for inverter 2, which implies a reduction of
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Fig. 20. Experimental results showing the output current of inverter 1 at
1600W. The grid voltage THD is at 1% with additional current harmonics
drawn by the non-linear load. a) With grid harmonic compensation b) Without
grid harmonic compensation.
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Fig. 21. Experimental results showing the output current of inverter 2 at
1600W with the grid voltage THD at 1%. a) With grid harmonic compensation
b) Without grid harmonic compensation.
39% and 42.3% respectively. The effect on the inverter output
current is shown in Fig.20 and Fig.21 where the current with
compensation becomes more sinusoidal due to the reduction
in harmonics.
C. Effectiveness Of The Virtual Admittance Loop At Different
Power Outputs
Additional tests were carried out at different power levels
to verify the performance of the proposed virtual admittance
loop. The power output of each inverter was increased in
steps of 100W up to the nominal power and the TDD of the
output current was noted in each case. The results for Inverter
1 are given in Fig.22 while a similar curve was observed
for inverter 2. One may note that due to the TDD the high
dependence that the output power of the inverter has on the
current THD is avoided and the attenuation in the harmonics
can be observed more clearly. This is an obvious conclusion
since the magnitude of the harmonic currents are not affected
by the changes in the power output of the inverter while the
fundamental current component varies according to the active
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Fig. 22. Total Demand Distortion of the output current vs. inverter output
power for inverter 1.
power output. The proposed grid-compensation loop is seen
to compensate for the grid harmonics independently from the
power level of the inverter. The reduction in TDD which
was achieved at the different output powers by the virtual
admittance loop was of 40% over the whole output power
range.
VII. CONCLUSION
This paper considers the effect of current harmonics in
islanded and grid-connected microgrids. In this paper, virtual
impedances and admittances were proposed to improve the
harmonic reduction of linear harmonic compensators. The
linear harmonic compensators were implemented in the form
of PR controllers which were tuned such that their center
frequency is at odd multiples of the fundamental. A virtual
admittance loop was proposed in this paper with the aim to
attenuate the harmonic current injection by the VC-VSIs into
the grid due to grid voltage harmonic distortion. A virtual
capacitive impedance loop was used in islanded mode to
improve the harmonic current sharing and attenuate the voltage
harmonics at the PCC due to a single phase rectifier load.
Experimental results were given to verify the operation of the
proposed algorithms in achieving their respective aims.
In islanded operation, experiments were carried out with
the two VSIs supplying a single phase rectifier load which
cause voltage distortion at the PCC with a measured THD
of 2.414%. When the virtual capacitive impedance loop was
enabled, the VTHD decreased by 24.3% to 1.826% while
the harmonic current sharing improved significantly. In grid
connected operation, experiments were carried out at a nom-
inal power output of 1600W. The TDD of the output current
decreased by approx. 40% for both inverters when the vir-
tual admittance loop was enabled. The power factor of the
inverter was not affected by the change in distortion factor
since its contribution is negligible when compared to the
displacement angle. Additional results have shown that the
improvement in TDD is obtained over the whole output power
range, with an average reduction calculated at 40% for both
inverters. Therefore, the operation of the PR controllers was
improved significantly with the introduction of the virtual
impedances and admittances. The proposed loops also have
the additional advantage of being much simpler to design and
implement than grid feed-forward compensation techniques for
10
this application. Grid feed-forward compensation techniques
for the cascaded PR controllers with harmonic compensation
as considered in this paper would result in an impractical feed-
forward transfer function due to its high order and complexity.
APPENDIX A
DESIGN DATA FOR THE CAPACITIVE VIRTUAL IMPEDANCE
LOOP
Inverter VC-VSI 1 VC-VSI 2
kp3 3.7840 Ω 3.5120 Ω
ki3 3.2987 F−1 2.2619 F−1
kp5 3.7840 Ω 3.5120 Ω
ki5 5.4987 F−1 3.7699 F−1
kp7 3.7840 Ω 3.5120 Ω
ki7 7.6969 F−1 5.2779 F−1
APPENDIX B
DESIGN DATA FOR THE VIRTUAL ADMITTANCE LOOP
The gains Ch that were designed for selective harmonic
compensation of the 3rd, 5th and 7th harmonic via the virtual
admittance are equal to 17 × 10−5Ω−1, 6.2× 10−5Ω−1 and
3.3× 10−5Ω−1 respectively.
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